
## ADVANCE INFORMATION

## 80960JA/JF **EMBEDDED 32-BIT MICROPROCESSOR**

- High-Performance Embedded Architecture High Bandwidth Burst Bus
  - One Instruction/Clock Execution
  - **Load/Store Programming Model**
  - Sixteen 32-Bit Global Registers
  - Sixteen 32-Bit Local Registers (8 sets)
  - Nine Addressing Modes
  - User/Supervisor Protection Model
- Two-Way Set Associative Instruction
  - 80960JA 2 KByte
  - 80960JF 4 KByte
  - Programmable Cache Locking Mechanism
- Direct Mapped Data Cache
  - 80960JA 1 KByte
  - 80960JF 2 KByte
  - Write Through Operation
- On-Chip Stack Frame Cache
  - Seven Register Sets Can Be Saved
  - **Automatic Allocation on Call/Return**
  - 0-7 Frames Reserved for High-Priority Interrupts
- On-Chip Data RAM
  - 1 Kbyte Critical Variable Storage
  - Single-Cycle Access

- - 32-Bit Multiplexed Address/Data
  - **Programmable Memory Configuration**
  - Selectable 8-, 16-, 32-Bit Bus Widths Supports Unaligned Accesses

  - Big or Little Endian Byte Ordering
- - Conditional Add, Subtract and Select
  - Processor Management
- **High-Speed Interrupt Controller** 
  - 31 Programmable Priorities
  - Eight Maskable Pins plus NMI
  - Up to 240 Vectors in Expanded Mode
- Two On-Chip Timers
  - Independent 32-Bit Counting
  - Clock Prescaling by 1, 2, 4 or 8
    Internal Interrupt Sources
- Halt Mode for Low Power
- IEEE 1149.1 (JTAG) Boundary Scan Compatibility
- **Packages** 
  - 132-Lead Pin Grid Array (PGA)
  - 132-Lead Plastic Quad Flat-Pack (PQFP)






Figure 1. 80960JA/JF Microprocessors

Information in this document is provided solely to enable use of Intel products. Intel assumes no liability whatsoever, including infringement of any patent or copyright, for sale and use of Intel products except as provided in Intel's Terms and Conditions of Sale for such products. Information contained herein supersedes previously published specifications on these devices from Intel. © INTEL CORPORATION, 1995 March 1995 Order Number: 272504-003



## 80960JA/JF EMBEDDED 32-BIT MICROPROCESSOR

1.0	PURPOSE	1
2.0	80960JA/JF OVERVIEW	1
	2.1 80960 Processor Core	2
	2.2 Burst Bus	2
	2.3 Timer Unit	3
	2.4 Priority Interrupt Controller	3
	2.5 Instruction Set Summary	3
	2.6 Faults and Debugging	3
	2.7 Low Power Operation	4
	2.8 Test Features	4
	2.9 Memory-Mapped Control Registers	4
	2.10 Data Types and Memory Addressing Modes	4
3.0	PACKAGE INFORMATION	6
	3.1 Pin Descriptions	6
	3.1.1 Functional Pin Definitions	6
	3.1.2 80960JA/JF 132-Lead PGA Pinout	12
	3.1.3 80960JA/JF PQFP Pinout	16
	3.2 Package Thermal Specifications	19
4.0	ELECTRICAL SPECIFICATIONS	21
	4.1 Absolute Maximum Ratings	21
	4.2 Operating Conditions	21
	4.3 Connection Recommendations	21
	4.4 DC Specifications	22
	4.5 AC Specifications	23
	4.5.1 AC Test Conditions and Derating Curves	25
	4.5.2 AC Timing Waveforms	27
5.0	BUS FUNCTIONAL WAVEFORMS	33
6.0	DEVICE IDENTIFICATION	45
7 0	REVISION HISTORY	45

## **CONTENTS**



i
2
12
13
16
25
26
26
27
27
28
28
29
29
30
30
31
31
32
32
33
33
34
35
36
37
38
39
40
42
43
44

## **CONTENTS**



TABLES		
Table 1	80960JA/JF Instruction Set	5
Table 2	Pin Description Nomenclature	6
Table 3	Pin Description — External Bus Signals	7
Table 4	Pin Description — Processor Control Signals, Test Signals and Power	10
Table 5	Pin Description — Interrupt Unit Signals	
Table 6	132-Lead PGA Pinout — In Signal Order	14
Table 7	132-Lead PGA Pinout — In Pin Order	15
Table 8	132-Lead PQFP Pinout — In Signal Order	17
Table 9	132-Lead PQFP Pinout — In Pin Order	18
Table 10	132-Lead PGA Package Thermal Characteristics	19
Table 11	132-Lead PQFP Package Thermal Characteristics	20
Table 12	Targeted 80960JA/JF Operating Conditions	21
Table 13	Targeted 80960JA/JF DC Characteristics	22
Table 14	Targeted 80960JA/JF Input Clock Timings	23
Table 15	Targeted 80960JA/JF Synchronous Output Timings	24
Table 16	Targeted 80960JA/JF Synchronous Input Timings	24
Table 17	Targeted 80960JA/JF Relative Output Timings	24
Table 18	Targeted 80960JA/JF Boundary Scan Test Signal Timings	25
Table 19	Natural Boundaries for Load and Store Accesses	40
Table 20	Summary of Byte Load and Store Accesses	41
Table 21	Summary of Short Word Load and Store Accesses	41
Table 22	Summary of n-Word Load and Store Accesses (n = 1, 2, 3, 4)	41
Table 23	80960JA/JF Die and Stepping Reference	45
Table 24	Data Sheet Version -002 to -003 Revision History	45
Table 25	Data Sheet Version -001 to -002 Revision History	46

**CONTENTS** 





#### 1.0 PURPOSE

This document provides advance information for the 80960JA/JF microprocessor, including targeted electrical characteristics and package pinout information. Detailed functional descriptions — other than parametric performance — are published in the *i960* Jx Microprocessor User's Manual (272483).

#### 2.0 80960JA/JF OVERVIEW

The 80960JA/JF, a new member in the family of embedded i960<sup>®</sup> processors, provides high performance to cost-sensitive 32-bit embedded applications. The 80960JA/JF is object code compatible with the 80960 Core Architecture and is capable of sustained execution at the rate of one instruction per clock. This processor's features include generous instruction cache, data cache and data RAM. It also boasts a fast interrupt mechanism, dual programmable timer units and new instructions.

Memory subsystems for cost-sensitive embedded applications often impose substantial wait state penalties. The 80960JA/JF integrates considerable storage resources on-chip to decouple CPU execution from the external bus.

The 80960JF includes a 4 Kbyte instruction cache and a 2 Kbyte data cache. For greater economy, the 80960JA includes a 2 Kbyte instruction cache and a 1 Kbyte data cache. Both processors include a 1 Kbyte data RAM.

The 80960JA/JF rapidly allocates and deallocates local register sets during context switches. The processor needs to flush a register set to the stack only when it saves more than seven sets to its local register cache.

A 32-bit multiplexed burst bus provides a high-speed interface to system memory and I/O. A full complement of control signals simplifies the connection of the 80960JA/JF to external components. The user programs physical and logical memory attributes through memory-mapped control registers (MMRs) — an extension not found on the i960 Kx, Sx or Cx processors. Physical and logical configuration registers enable the processor to operate with all combinations of bus width and data object alignment. The processor supports a homogeneous byte ordering model.

This processor integrates two important peripherals: a timer unit and an interrupt controller. These and other hardware resources are programmed through memory-mapped control registers, an extension to the familiar 80960 architecture.

The Timer Unit offers two independent 32-bit timers for use as real-time system clocks and general purpose system timing. These operate in either single-shot or auto-reload mode and can generate interrupts.

The interrupt controller unit (ICU) provides a flexible, low-latency means for requesting interrupts. It provides full programmability of up to 240 interrupt sources into 31 priority levels. The ICU takes advantage of a cached priority table and optional routine caching to minimize interrupt latency. Local registers may be dedicated to high-priority interrupts to further reduce their latency. Acting independently from the core, the ICU compares the priorities of posted interrupts with the current process priority, off-loading this task from the core. The ICU also supports the integrated timer interrupts.

The 80960JA/JF features a Halt mode designed to support applications where low power consumption is critical. The **halt** instruction lets you shut down instruction execution, resulting in a power savings of up to 90 percent.

The 80960JA/JF's testability features, including ONCE (On-Circuit Emulation) mode and Boundary Scan (JTAG), provide a powerful environment for design debug and fault diagnosis.

The Solutions960® program features a wide variety of development tools that support the i960 processor family. Many of these tools are developed by partner companies; some are developed by Intel, such as profile-driven optimizing compilers. For more information on these products, contact your local Intel representative.






Figure 2. 80960JA/JF Block Diagram

## 2.1 80960 Processor Core

The 80960JA/JF microprocessor is a new, scalar implementation of the 80960 Core Architecture. Intel designed it to be a very high performance device that is also cost-effective. Factors that contribute to the core's performance include:

- Single-clock execution of most instructions
- Independent Multiply/Divide Unit
- Efficient instruction pipeline minimizes pipeline break latency
- Register and resource scoreboarding allow overlapped instruction execution
- 128-bit register bus speeds local register caching

- Two-way set associative, integrated instruction cache (80960JF is 4 Kbyte; 80960JA is 2 Kbyte)
- Direct-mapped, integrated data cache (80960JF is 2 Kbyte; 80960JA is 1 Kbyte)
- 1 Kbyte integrated data RAM delivers zero wait state program data

## 2.2 Burst Bus

A 32-bit high-performance bus controller interfaces the 80960JA/JF to external memory and peripherals. The Bus Control Unit fetches instructions and transfers data at the rate of up to four 32-bit words per six clock cycles. The external address/data bus is multiplexed.



Users may configure the 80960JA/JF's bus controller to match an application's fundamental memory organization. Physical bus width is register programmed for up to eight regions. Byte ordering and data caching are programmed through a group of logical memory templates and a defaults register.

The Bus Control Unit's features include:

- · Multiplexed external bus to minimize pin count
- 32-, 16- and 8-bit bus widths to simplify I/O interfaces
- External ready control for address-to-data, datato-data and data-to-next-address wait state types
- Support for big or little endian byte ordering to facilitate the porting of existing program code
- · Unaligned bus accesses performed transparently
- Three-deep load/store queue to decouple the bus from the core

Upon reset, the 80960JA/JF conducts an internal self test. Then, before executing its first instruction, it performs an external bus confidence test by performing a checksum on the first words of the Initialization Boot Record.

The user may examine the contents of the caches at any time by executing special cache control instructions.

### 2.3 Timer Unit

The timer unit (TU) contains two independent 32-bit timers which are capable of counting at several clock rates and generating interrupts. Each is programmed by use of the Timer Unit registers. These memory-mapped registers are addressable on 32-bit boundaries. The timers have a single-shot mode and autoreload capabilities for continuous operation. Each timer has an independent interrupt request to the 80960JA/JF's interrupt controller. The TU can generate a fault when unauthorized writes from user mode are detected. Clock prescaling is supported.

#### 2.4 Priority Interrupt Controller

A programmable interrupt controller manages up to 240 external sources through an 8-bit external interrupt port. Alternatively, the interrupt inputs may be configured for individual edge- or level-triggered

inputs. The Interrupt Unit also accepts interrupts from the two on-chip timer channels and a single Non-Maskable Interrupt (\overline{NMI}) pin. Interrupts are serviced according to their priority levels relative to the current process priority.

Low interrupt latency is critical to many embedded applications. As part of its highly flexible interrupt mechanism, the 80960JA/JF exploits several techniques to minimize latency:

- Interrupt vectors and interrupt handler routines can be reserved on-chip
- Register frames for high-priority interrupt handlers can be cached on-chip
- The interrupt stack can be placed in cacheable memory space

#### 2.5 Instruction Set Summary

The 80960JA/JF adds several new instructions to the i960 core architecture. The new instructions are:

- Conditional Move
- Conditional Add
- Conditional Subtract
- Byte Swap
- Hal
- Cache Control
- Interrupt Control

Table 1 shows all instructions that are available.

#### 2.6 Faults and Debugging

The 80960JA/JF employs a comprehensive fault model. The processor responds to faults by making implicit calls to a fault handling routine. Specific information collected for each fault allows the fault handler to diagnose exceptions and recover appropriately.

The processor also has built-in debug capabilities. In software, the 80960JA/JF may be configured to detect as many as seven different trace event types. Alternatively, **mark** and **fmark** instructions can generate trace events explicitly in the instruction stream. Hardware breakpoint registers are also available to trap on execution and data addresses.



## 2.7 Low Power Operation

Intel fabricates the 80960JA/JF using an advanced sub-micron manufacturing process. The processor's sub-micron topology provides the circuit density for optimal cache size and high operating speeds while dissipating modest power. The processor also uses dynamic power management to turn off clocks to unused circuits.

Users may program the 80960JA/JF to enter Halt mode for maximum power savings. In Halt mode, the processor core stops completely but the integrated peripherals continue to function, reducing overall power requirements up to 90 percent.

Processor execution resumes from internally or externally generated interrupts.

#### 2.8 Test Features

The 80960JA/JF incorporates numerous features which enhance the user's ability to test both the processor and the system to which it is attached. These features include ONCE (On-Circuit Emulation) mode and Boundary Scan (JTAG).

The 80960JA/JF provides testability features compatible with IEEE Standard Test Access Port and Boundary Scan Architecture (IEEE Std. 1149.1).

One of the boundary scan instructions, HIGHZ, forces the processor to float all its output pins (ONCE mode). ONCE mode can also be initiated at reset without using the boundary scan mechanism.

ONCE mode is useful for board-level testing. This feature allows a mounted 80960JA/JF to electrically "remove" itself from a circuit board. This allows for system-level testing where a remote tester — such as an In-Circuit Emulator (ICE system) — can exercise the processor system.

The provided test logic does not interfere with component or circuit board behavior and ensures that components function correctly, connections between various components are correct, and various components interact correctly on the printed circuit board.

The JTAG Boundary Scan feature is an attractive alternative to conventional "bed-of-nails" testing. It can examine connections which might otherwise be inaccessible to a test system.

# 2.9 Memory-Mapped Control Registers

The 80960JA/JF, though compliant with i960 series processor core, has the added advantage of memory-mapped, internal control registers not found on the i960 Kx, Sx or Cx processors. These give software the interface to easily read and modify internal control registers.

Each of these registers is accessed as a memorymapped, 32-bit register. Access is accomplished through regular memory-format instructions. The processor ensures that these accesses do not generate external bus cycles.

### 2.10 Data Types and Memory Addressing Modes

As with all i960 family processors, the 80960JA/JF instruction set supports several different data types and formats:

- Bit
- Bit fields
- Integer (8-, 16-, 32-, 64-bit)
- Ordinal (8-, 16-, 32-, 64-bit unsigned integers)
- Triple word (96 bits)
- Quad word (128 bits)

The 80960JA/JF provides a full set of addressing modes for C and assembly:

- Two Absolute modes
- Five Register Indirect modes
- Index with displacement
- · IP with displacement



Table 1. 80960JA/JF Instruction Set

Data Movement	Arithmetic	Logical	Bit, Bit Field and Byte
Load	Add	And	Set Bit
Store	Subtract	Not And	Clear Bit
Move	Multiply	And Not	Not Bit
*Conditional Select	Divide	Or	Alter Bit
Load Address	Remainder	Exclusive Or	Scan For Bit
	Modulo	Not Or	Span Over Bit
	Shift	Or Not	Extract
	Extended Shift	Nor	Modify
	Extended Multiply	Exclusive Nor	Scan Byte for Equal
	Extended Divide	Not	*Byte Swap
	Add with Carry	Nand	
	Subtract with Carry		
	*Conditional Add		
	*Conditional Subtract		
	Rotate		
Comparison	Branch	Call/Return	Fault
Compare	Unconditional Branch	Call	Conditional Fault
Conditional Compare	Canalitianal Duanal	Call Extended	Cumphroniza Foulto
Conditional Compare	Conditional Branch	Call Exterided	Synchronize Faults
Compare and	Conditional Branch  Compare and Branch	Call System	Synchronize Faults
Compare and Increment			Synchronize Faults
Compare and		Call System	Synchronize Faults
Compare and Increment Compare and		Call System Return	Synchronize Faults
Compare and Increment Compare and Decrement		Call System Return	Synchronize Faults
Compare and Increment Compare and Decrement Test Condition Code		Call System Return	Synchronize Faults
Compare and Increment Compare and Decrement Test Condition Code Check Bit	Compare and Branch  Processor	Call System Return Branch and Link	Synchronize Faults
Compare and Increment Compare and Decrement Test Condition Code Check Bit  Debug	Processor Management Flush Local Registers Modify Arithmetic	Call System Return Branch and Link  Atomic	Synchronize Faults
Compare and Increment Compare and Decrement Test Condition Code Check Bit  Debug  Modify Trace Controls	Processor Management  Flush Local Registers Modify Arithmetic Controls	Call System Return Branch and Link  Atomic  Atomic Add	Synchronize Faults
Compare and Increment Compare and Decrement Test Condition Code Check Bit  Debug  Modify Trace Controls Mark	Processor Management Flush Local Registers Modify Arithmetic	Call System Return Branch and Link  Atomic  Atomic Add	Synchronize Faults
Compare and Increment Compare and Decrement Test Condition Code Check Bit  Debug  Modify Trace Controls Mark	Processor Management  Flush Local Registers Modify Arithmetic Controls Modify Process	Call System Return Branch and Link  Atomic  Atomic Add	Synchronize Faults
Compare and Increment Compare and Decrement Test Condition Code Check Bit  Debug  Modify Trace Controls Mark	Processor Management  Flush Local Registers Modify Arithmetic Controls Modify Process Controls	Call System Return Branch and Link  Atomic  Atomic Add	Synchronize Faults
Compare and Increment Compare and Decrement Test Condition Code Check Bit  Debug  Modify Trace Controls Mark	Processor Management  Flush Local Registers Modify Arithmetic Controls Modify Process Controls *Halt	Call System Return Branch and Link  Atomic  Atomic Add	Synchronize Faults

<sup>\*</sup> Denotes new 80960Jx instructions unavailable on 80960CA/CF, 80960KA/KB and 80960SA/SB implementations.



#### 3.0 PACKAGE INFORMATION

The 80960JA/JF will be offered in several speed and package grades. The following 132-pin Pin Grid Array (PGA) devices will be specified for operation at  $\rm V_{cc}{=}5.0V{\pm}5\%$  over a case temperature range of 0° to 100°C:

- A80960JA/JF-33 (33.33 MHz)
- A80960JA/JF-25 (25 MHz)
- A80960JA/JF-16 (16 MHz)

The following 132-lead Plastic Quad Flatpack (PQFP) devices will be specified for operation at  $V_{cc}$ =5.0V±5% over a case temperature range of 0° to 100°C:

- NG80960JA/JF-33 (33.33 MHz)
- NG80960JA/JF-25 (25 MHz)
- NG80960JA/JF-16 (16 MHz)

For complete package specifications and information, refer to Intel's *Packaging Handbook* (Order No. 240800).

## 3.1 Pin Descriptions

This section describes the pins for the 80960JA/JF in the 132-pin ceramic Pin Grid Array (PGA) package and 132-lead Plastic Quad Flatpack Package (PQFP).

Section 3.1.1, Functional Pin Definitions describes pin function; Section 3.1.2, 80960JA/JF 132-Lead PGA Pinout and Section 3.1.3, 80960JA/JF PQFP Pinout define the signal and pin locations for the supported package types.

#### 3.1.1 Functional Pin Definitions

Table 2 presents the legend for interpreting the pin descriptions which follow. Pins associated with the bus interface are described in Table 3. Pins associated with basic control and test functions are described in Table 4. Pins associated with the Interrupt Unit are described in Table 5.

Table 2. Pin Description Nomenclature

Symbol	Description			
I	Input pin only.			
0	Output pin only.			
I/O	Pin can be either an input or output.			
_	Pin must be connected as described.			
S	Synchronous. Inputs must meet setup and hold times relative to CLKIN for proper operation.			
	S(E) Edge sensitive input S(L) Level sensitive input			
A ()	Asynchronous. Inputs may be asynchronous relative to CLKIN.			
	A(E) Edge sensitive input A(L) Level sensitive input			
R ()	While the processor's RESET pin is asserted, the pin:			
	R(1) is driven to $V_{CC}$ R(0) is driven to $V_{SS}$ R(Q) is a valid output R(X) is driven to unknown state R(H) is pulled up to $V_{CC}$			
H ()	While the processor is in the hold state, the pin:			
	H(1) is driven to V <sub>CC</sub> H(0) is driven to V <sub>SS</sub> H(Q) Maintains previous state or continues to be a valid output H(Z) Floats			
P ()	While the processor is halted, the pin:			
	P(1) is driven to V <sub>CC</sub> P(0) is driven to V <sub>SS</sub> P(Q) Maintains previous state or continues to be a valid output			



Table 3. Pin Description — External Bus Signals (Sheet 1 of 3)

NAME	TYPE	DESCRIPTION				
AD31:0	I/O S(L) R(X) H(Z) P(Q)	ADDRESS / DATA BUS carries 32-bit physical addresses and 8-, 16- or 32-bit data to and from memory. During an address (T <sub>a</sub> ) cycle, bits 2-31 contain a physical word address (bits 0-1 indicate SIZE; see below). During a data (T <sub>d</sub> ) cycle, read or write data is present on one or more contiguous bytes, comprising AD31:24, AD23:16, AD15:8 and AD7:0. During write operations, unused pins are driven to determinate values.				
		SIZE, which comprises bits 0-1 of the AD lines during a T <sub>a</sub> cycle, specifies the number of data transfers during the bus transaction.				
		AD1 AD0 Bus Transfers				
		0 0 1 Transfer 0 1 2 Transfers 1 0 3 Transfers 1 1 4 Transfers				
		When the processor enters Halt mode, if the previous bus operation was a:				
		write — AD31:2 are driven with the last data value on the AD bus.				
		• read — AD31:4 are driven with the last address value on the AD bus; AD3:2 are driven with the value of A3:2 from the last data cycle.				
		Typically, AD1:0 reflect the SIZE information of the last bus transaction (either instruction fetch or load/store) that was executed before entering Halt mode.				
ALE	O R(0) H(Z) P(0)	<b>ADDRESS LATCH ENABLE</b> indicates the transfer of a physical address. ALE is asserted during a $T_a$ cycle and deasserted before the beginning of the $T_d$ state. It is active HIGH and floats to a high impedance state during a hold cycle $(T_h)$ .				
ALE	O R(1) H(Z) P(1)	ADDRESS LATCH ENABLE indicates the transfer of a physical address. ALE is the inverted version of ALE. This signal gives the 80960JA/JF a high degree of compatibility with existing 80960Kx systems.				
ADS	O R(1) H(Z) P(1)	ADDRESS STROBE indicates a valid address and the start of a new bus access. The processor asserts ADS for the entire T <sub>a</sub> cycle. External bus control logic typically samples ADS at the end of the cycle.				
A3:2	0	ADDRESS3:2 comprise a partial demultiplexed address bus.				
	R(X) H(Z) P(Q)	32-bit memory accesses: the processor asserts address bits A3:2 during T <sub>a</sub> . The partial word address increments with each assertion of RDYRCV during a burst.				
	1 (54)	16-bit memory accesses: the processor asserts address bits A3:1 during T <sub>a</sub> with A1 driven on the BE1 pin. The partial short word address increments with each assertion of RDYRCV during a burst.				
		8-bit memory accesses: the processor asserts address bits A3:0 during T <sub>a</sub> , with A1:0 driven on BE1:0. The partial byte address increments with each assertion of RDYRCV during a burst.				



Table 3. Pin Description — External Bus Signals (Sheet 2 of 3)

NAME	TYPE	BYTE ENABLES select which of up to four data bytes on the bus participate in the current bus access. Byte enable encoding is dependent on the bus width of the memory region accessed:  32-bit bus:  BE3 enables data on AD31:24 BE2 enables data on AD15:8 BE0 enables data on AD15:8 BE0 enables data on AD7:0  16-bit bus:  BE3 becomes Byte High Enable (enables data on AD15:8) BE2 is not used (state is high) BE1 becomes Address Bit 1 (A1) BE0 becomes Byte Low Enable (enables data on AD7:0)  8-bit bus:  BE3 is not used (state is high) BE2 is not used (state is high) BE2 is not used (state is high) BE3 is not used (state is high) BE4 becomes Address Bit 1 (A1) BE0 becomes Address Bit 0 (A0)  The processor asserts byte enables, byte high enable and byte low enable during T <sub>a</sub> Since unaligned bus requests are split into separate bus transactions, these signal do not toggle during a burst. They remain active through the last T <sub>d</sub> cycle.  For accesses to 8- and 16-bit memory, the processor asserts the address bits in				
BE3:0	O R(1) H(Z) P(1)					
WIDTH/ HLTD1:0	O R(X) H(Z) P(1)	conjunction with A3:2 described above.  WIDTH/HALTED signals denote the physical memory attributes for a bus transaction:  WIDTH/HLTD1 WIDTH/HLTD0  0 0 8 Bits Wide 0 1 16 Bits Wide 1 0 32 Bits Wide 1 1 Processor Halted  The processor floats the WIDTH/HLTD pins whenever it relinquishes the bus in response to a HOLD request, regardless of prior operating state.				
D/C	<b>O</b> R(X) H(Z) P(Q)	DATA/CODE indicates that a bus access is a data access (1) or an instruction access (0). D/C has the same timing as W/R.				
W/R	O R(0) H(Z) P(Q)	<b>WRITE/READ</b> specifies, during a T <sub>a</sub> cycle, whether the operation is a write (1) or read (0). It is latched on-chip and remains valid during T <sub>d</sub> cycles.				
DT/R	O R(0) H(Z) P(Q)	<b>DATA TRANSMIT / RECEIVE</b> indicates the direction of data transfer to and from the address/data bus. It is low during $T_a$ and $T_w/T_d$ cycles for a read; it is high during $T_a$ and $T_w/T_d$ cycles for a write. DT/R never changes state when $\overline{\text{DEN}}$ is asserted.				



Table 3. Pin Description — External Bus Signals (Sheet 3 of 3)

NAME	TYPE	DESCRIPTION				
DEN	O R(1) H(Z) P(1)	<b>DATA ENABLE</b> indicates data transfer cycles during a bus access. DEN is asserted at the start of the first data cycle in a bus access and deasserted at the end of the last data cycle. DEN is used with DT/R to provide control for data transceivers connected to the data bus.				
BLAST	O R(1) H(Z) P(1)	BURST LAST indicates the last transfer in a bus access. BLAST is asserted in the last data transfer of burst and non-burst accesses. BLAST remains active as long wait states are inserted via the RDYRCV pin. BLAST becomes inactive after the fir data transfer in a bus cycle.				
RDYRCV	I S(L)					
LOCK/		BUS LOCK indicates that an atomic read-modify-write operation is in progress. The LOCK output is asserted in the first clock of an atomic operation and deasserted in the last data transfer of the sequence. The processor does not grant HOLDA while it is asserting LOCK. This prevents external agents from accessing memory involved in semaphore operations.  ONCE MODE: The processor samples the ONCE input during reset. If it is asserted				
		LOW at the end of reset, the processor enters ONCE mode. In ONCE mode, the processor stops all clocks and floats all output pins. The pin has a weak internal pullup which is active during reset to ensure normal operation if the pin is left unconnected.				
HOLD	I S(L)	<b>HOLD</b> : A request from an external bus master to acquire the bus. When the processor receives HOLD and grants bus control to another master, it asserts HOLDA, floats the address/data and control lines and enters the $T_h$ state. When HOLD is deasserted, the processor deasserts HOLDA and enters either the $T_i$ or $T_a$ state, resuming control of the address/data and control lines.				
HOLDA	<b>O</b> R(Q) H(1) P(Q)	<b>HOLD ACKNOWLEDGE</b> indicates to an external bus master that the processor has relinquished control of the bus. The processor can grant HOLD requests and enter the T <sub>h</sub> state during reset and while halted as well as during regular operation.				
BSTAT	O R(0) H(Q) P(0)	<b>BUS STATUS</b> indicates that the processor may soon stall unless it has sufficient access to the bus; see <i>i960</i> <sup>®</sup> <i>Jx Microprocessor User's Manual</i> (272483). Arbitration logic can examine this signal to determine when an external bus master should acquire/relinquish the bus.				



Table 4. Pin Description — Processor Control Signals, Test Signals and Power (Sheet 1 of 2)

NAME	TYPE	DESCRIPTION				
CLKIN	I	<b>CLOCK INPUT</b> provides the processor's fundamental time base; both the processor core and the external bus run at the CLKIN rate. All input and output timings are specified relative to a rising CLKIN edge.				
RESET	I A(L)	<b>RESET</b> initializes the processor and clears its internal logic. During reset, the processor places the address/data bus and control output pins in their idle (inactive) states.				
		During reset, the input pins are ignored with the exception of $\overline{LOCK/ONCE}$ , STEST and HOLD.				
		The RESET pin has an internal synchronizer. To ensure predictable processor initialization during power up, RESET must be asserted a minimum of 10,000 CLKIN cycles with V <sub>CC</sub> and CLKIN stable. On a warm reset, RESET should be asserted for a minimum of 15 cycles.				
STEST	I S(L)	SELF TEST enables or disables the processor's internal self-test feature at initialization. STEST is examined at the end of reset. If STEST is asserted, the processor performs its internal self-test and the external bus confidence test. If STEST is deasserted, the processor performs only the external bus confidence test.				
FAIL 0 R(0) H(Q)		FAIL indicates a failure of the processor's built-in self-test performed during initialization. FAIL is asserted immediately upon reset and toggles during self-test to indicate the status of individual tests:				
	P(1)	If self-test passes, the processor deasserts FAIL and commences operation from user code.				
		If self-test fails, the processor asserts FAIL and then stops executing.				
TCK	I	<b>TEST CLOCK</b> is a CPU input which provides the clocking function for IEEE 1149.1 Boundary Scan Testing (JTAG). State information and data are clocked into the processor on the rising edge; data is clocked out of the processor on the falling edge.				
TDI	I S(L)	<b>TEST DATA INPUT</b> is the serial input pin for JTAG. TDI is sampled on the rising edge of TCK, during the SHIFT-IR and SHIFT-DR states of the Test Access Port.				
TDO	<b>O</b> R(Q) HQ) P(Q)	<b>TEST DATA OUTPUT</b> is the serial output pin for JTAG. TDO is driven on the falling edge of TCK during the SHIFT-IR and SHIFT-DR states of the Test Access Port. At other times, TDO floats. TDO does not float during ONCE mode.				
TRST	I A(L)	<b>TEST RESET</b> asynchronously resets the Test Access Port (TAP) controller function of IEEE 1149.1 Boundary Scan testing (JTAG). If using the Boundary Scan feature, connect a pulldown resistor between this pin and ground. If the Test Access Port will not be used, the pin can be tied directly to ground.				



Table 4. Pin Description — Processor Control Signals, Test Signals and Power (Sheet 2 of 2)

NAME	TYPE	DESCRIPTION		
TMS	I S(L)	<b>TEST MODE SELECT</b> is sampled at the rising edge of TCK to select the operation of the test logic for IEEE 1149.1 Boundary Scan testing.		
V <sub>CC</sub>	-	<b>DWER</b> leads intended for external connection to a V <sub>CC</sub> board plane.		
V <sub>CCPLL</sub>	_	<b>PLL POWER</b> is a separate $V_{CC}$ supply lead for the phase lock loop clock generator. It is intended for external connection to the $V_{CC}$ board plane. In noisy environments, add a simple bypass filter circuit to reduce noise-induced clock jitter and its effects on timing relationships.		
V <sub>SS</sub>	-	<b>GROUND</b> leads intended for external connection to a V <sub>SS</sub> board plane.		
N.C.	_	NO CONNECT leads. Do not make any system connections to these leads.		

Table 5. Pin Description — Interrupt Unit Signals

NAME	TYPE		DESCRIPTION					
XINT7:0	I A(E/L)	<b>EXTERNAL INTERRUPT</b> pins are used to request interrupt service. The XINT7:0 pins can be configured in three modes:						
		Dedicated Mode:	Dedicated Mode: Each pin is assigned a dedicated interrupt level. Dedicated inputs can be programmed to be level (low or high) or edge (rising or falling) sensitive.					
		<b>Expanded Mode</b> : All eight pins act as a vectored interrupt source. The interrupt pins are level sensitive in this mode.						
		Mixed Mode: The XINT7:5 pins act as dedicated sources and the XINT4:0 pins act as the five most significant bits of a vectored source. The least significant bits of the vectored source are set to 010 internally.						
		Unused external interrupt pins should be connected to V <sub>CC</sub> .						
NMI	I A(E)	NON-MASKABLE INTERRUPT causes a non-maskable interrupt event to occur.  NMI is the highest priority interrupt source and is falling edge-triggered. If NMI is unused, it should be connected to V <sub>CC</sub> .						



#### 3.1.2 80960JA/JF 132-Lead PGA Pinout




Figure 3. 132-Lead Pin Grid Array Bottom View - Pins Facing Up






Figure 4. 132-Lead Pin Grid Array Top View - Pins Facing Down



Table 6. 132-Lead PGA Pinout — In Signal Order

Signal	Pin	Signal	Pin	Signal	Pin	Signal	Pin
A2	C5	AD31	K3	TDI	D12	$V_{SS}$	В9
A3	C4	ADS	A1	TDO	B4	$V_{SS}$	D2
AD0	M14	ALE	G3	TMS	A14	$V_{SS}$	D13
AD1	L13	ALE	А3	TRST	C12	V <sub>SS</sub>	E2
AD2	K12	BE0	Н3	V <sub>CC</sub>	A6	V <sub>SS</sub>	E13
AD3	N14	BE1	J3	V <sub>CC</sub>	A7	V <sub>SS</sub>	F2
AD4	M13	BE2	L1	V <sub>CC</sub>	A8	V <sub>SS</sub>	F13
AD5	L12	BE3	L2	V <sub>CC</sub>	A9	V <sub>SS</sub>	G2
AD6	P14	BLAST	C3	V <sub>CC</sub>	D1	V <sub>SS</sub>	G13
AD7	N13	BSTAT	F3	V <sub>CC</sub>	D14	V <sub>SS</sub>	H2
AD8	M12	CLKIN	H14	V <sub>CC</sub>	E1	V <sub>SS</sub>	H13
AD9	M11	D/C	B2	V <sub>CC</sub>	E14	V <sub>SS</sub>	J2
AD10	N12	DEN	E3	V <sub>CC</sub>	F1	V <sub>SS</sub>	J13
AD11	P13	DT/R	D3	V <sub>CC</sub>	F14	V <sub>SS</sub>	K2
AD12	M10	FAIL	C6	V <sub>CC</sub>	G1	V <sub>SS</sub>	K13
AD13	P12	HOLD	C9	V <sub>CC</sub>	G14	V <sub>SS</sub>	N5
AD14	M9	HOLDA	C2	V <sub>CC</sub>	H1	V <sub>SS</sub>	N6
AD15	M8	LOCK/ONCE	C1	V <sub>CC</sub>	J1	V <sub>SS</sub>	N7
AD16	M7	NC	A4	V <sub>CC</sub>	J14	V <sub>SS</sub>	N8
AD17	M6	NC	A5	V <sub>CC</sub>	K1	V <sub>SS</sub>	N9
AD18	P4	NC	B5	V <sub>CC</sub>	K14	V <sub>SS</sub>	N10
AD19	P3	NC	B14	V <sub>CC</sub>	L14	V <sub>SS</sub>	N1
AD20	N4	NC	C7	V <sub>CC</sub>	P5	W/R	B1
AD21	M5	NC	C8	V <sub>CC</sub>	P6	WIDTH/HLTD0	В3
AD22	P2	NC	C14	V <sub>CC</sub>	P7	WIDTH/HLTD1	A2
AD23	M4	NC	G12	V <sub>CC</sub>	P8	XINT0	C1 <sup>-</sup>
AD24	N3	NC	J12	V <sub>CC</sub>	P9	XINT1	C10
AD25	P1	NC	МЗ	V <sub>CC</sub>	P10	XINT2	A13
AD26	N2	NMI	A10	V <sub>CC</sub>	P11	XINT3	B12
AD27	N1	RDYRCV	F12	V <sub>CCPLL</sub>	H12	XINT4	B1′
AD28	L3	RESET	E12	V <sub>SS</sub>	B6	XINT5	A12
AD29	M2	STEST	C13	V <sub>SS</sub>	B7	XINT6	B10
AD30	M1	TCK	B13	V <sub>SS</sub>	B8	XINT7	A1′

14



Table 7. 132-Lead PGA Pinout — In Pin Order

Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal
A1	ADS	C6	FAIL	H1	$V_{CC}$	M10	AD12
A2	WIDTH/HLTD1	C7	NC	H2	$V_{SS}$	M11	AD9
А3	ALE	C8	NC	НЗ	BE0	M12	AD8
A4	NC	C9	HOLD	H12	V <sub>CCPLL</sub>	M13	AD4
A5	NC	C10	XINT1	H13	$V_{SS}$	M14	AD0
A6	V <sub>CC</sub>	C11	XINT0	H14	CLKIN	N1	AD27
A7	V <sub>CC</sub>	C12	TRST	J1	$V_{CC}$	N2	AD26
A8	V <sub>CC</sub>	C13	STEST	J2	$V_{SS}$	N3	AD24
A9	V <sub>CC</sub>	C14	NC	J3	BE1	N4	AD20
A10	NMI	D1	V <sub>CC</sub>	J12	NC	N5	V <sub>SS</sub>
A11	XINT7	D2	V <sub>SS</sub>	J13	$V_{SS}$	N6	$V_{SS}$
A12	XINT5	D3	DT/R	J14	$V_{CC}$	N7	$V_{SS}$
A13	XINT2	D12	TDI	K1	$V_{CC}$	N8	$V_{SS}$
A14	TMS	D13	V <sub>SS</sub>	K2	$V_{SS}$	N9	$V_{SS}$
B1	W/R	D14	V <sub>CC</sub>	K3	AD31	N10	$V_{SS}$
B2	D/C	E1	V <sub>CC</sub>	K12	AD2	N11	$V_{SS}$
В3	WIDTH/HLTD0	E2	V <sub>SS</sub>	K13	$V_{SS}$	N12	AD10
B4	TDO	E3	DEN	K14	$V_{CC}$	N13	AD7
B5	NC	E12	RESET	L1	BE2	N14	AD3
B6	V <sub>SS</sub>	E13	V <sub>SS</sub>	L2	BE3	P1	AD25
B7	V <sub>SS</sub>	E14	V <sub>CC</sub>	L3	AD28	P2	AD22
B8	V <sub>SS</sub>	F1	V <sub>CC</sub>	L12	AD5	P3	AD19
B9	V <sub>SS</sub>	F2	V <sub>SS</sub>	L13	AD1	P4	AD18
B10	XINT6	F3	BSTAT	L14	$V_{CC}$	P5	$V_{CC}$
B11	XINT4	F12	RDYRCV	M1	AD30	P6	V <sub>CC</sub>
B12	XINT3	F13	V <sub>SS</sub>	M2	AD29	P7	$V_{CC}$
B13	TCK	F14	V <sub>CC</sub>	МЗ	NC	P8	$V_{CC}$
B14	NC	G1	V <sub>CC</sub>	M4	AD23	P9	$V_{CC}$
C1	LOCK/ONCE	G2	V <sub>SS</sub>	M5	AD21	P10	$V_{CC}$
C2	HOLDA	G3	ALE	M6	AD17	P11	V <sub>CC</sub>
C3	BLAST	G12	NC	M7	AD16	P12	AD13
C4	A3	G13	V <sub>SS</sub>	M8	AD15	P13	AD11
C5	A2	G14	V <sub>CC</sub>	M9	AD14	P14	AD6
NOTE:	Do not connect any e	external l	ogic to pins marke	d NC (n	o connect pins).		



#### 3.1.3 80960JA/JF PQFP Pinout




Figure 5. 132-Lead PQFP - Top View



Table 8. 132-Lead PQFP Pinout — In Signal Order

Signal	Pin	Signal	Pin	Signal	Pin	Signal	Pin
AD31	60	ALE	24	V <sub>CC</sub> (Core)	47	V <sub>SS</sub> (I/O)	10
AD30	61	ADS	36	V <sub>CC</sub> (Core)	59	V <sub>SS</sub> (I/O)	27
AD29	62	A3	33	V <sub>CC</sub> (Core)	74	V <sub>SS</sub> (I/O)	40
AD28	63	A2	32	V <sub>CC</sub> (Core)	92	V <sub>SS</sub> (I/O)	48
AD27	66	BE3	55	V <sub>CC</sub> (Core)	113	V <sub>SS</sub> (I/O)	56
AD26	68	BE2	54	V <sub>CC</sub> (Core)	115	V <sub>SS</sub> (I/O)	64
AD25	69	BE1	53	V <sub>CC</sub> (Core)	123	V <sub>SS</sub> (I/O)	71
AD24	70	BE0	52	V <sub>CC</sub> (I/O)	9	V <sub>SS</sub> (I/O)	79
AD23	75	WIDTH/HLTD1	28	V <sub>CC</sub> (I/O)	26	V <sub>SS</sub> (I/O)	85
AD22	76	WIDTH/HLTD0	31	V <sub>CC</sub> (I/O)	41	V <sub>SS</sub> (I/O)	93
AD21	77	D/C	35	V <sub>CC</sub> (I/O)	49	V <sub>SS</sub> (I/O)	97
AD20	78	W/R	37	V <sub>CC</sub> (I/O)	57	V <sub>SS</sub> (I/O)	106
AD19	81	DT/R	42	V <sub>CC</sub> (I/O)	65	V <sub>SS</sub> (I/O)	112
AD18	82	DEN	43	V <sub>CC</sub> (I/O)	72	V <sub>SS</sub> (I/O)	131
AD17	83	BLAST	34	V <sub>CC</sub> (I/O)	80	NC	18
AD16	84	RDYRCV	132	V <sub>CC</sub> (I/O)	86	NC	19
AD15	87	LOCK/ONCE	50	V <sub>CC</sub> (I/O)	94	NC	20
AD14	88	HOLD	4	V <sub>CC</sub> (I/O)	98	NC	21
AD13	89	HOLDA	44	V <sub>CC</sub> (I/O)	105	NC	22
AD12	90	BSTAT	51	V <sub>CC</sub> (I/O)	111	NC	67
AD11	95	CLKIN	117	V <sub>CC</sub> (I/O)	129	NC	121
AD10	96	RESET	125	V <sub>CCPLL</sub>	119	NC	122
AD9	99	STEST	128	V <sub>SS</sub> (CLK)	118	NC	126
AD8	100	FAIL	23	V <sub>SS</sub> (Core)	17	NC	127
AD7	101	TCK	2	V <sub>SS</sub> (Core)	30	XINT7	14
AD6	102	TDI	130	V <sub>SS</sub> (Core)	38	XINT6	13
AD5	103	TDO	25	V <sub>SS</sub> (Core)	46	XINT5	12
AD4	104	TRST	1	V <sub>SS</sub> (Core)	58	XINT4	11
AD3	107	TMS	3	V <sub>SS</sub> (Core)	73	XINT3	8
AD2	108	V <sub>CC</sub> (CLK)	120	V <sub>SS</sub> (Core)	91	XINT2	7
AD1	109	V <sub>CC</sub> (Core)	16	V <sub>SS</sub> (Core)	114	XINT1	6
AD0	110	V <sub>CC</sub> (Core)	29	V <sub>SS</sub> (Core)	116	XINT0	5
ALE	45	V <sub>CC</sub> (Core)	39	V <sub>SS</sub> (Core)	124	NMI	15
NOTE: Do not co	nnect an	y external logic to p	ins marke	ed NC (no connect	t pins).		

17



Table 9. 132-Lead PQFP Pinout — In Pin Order

Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal
1	TRST	34	BLAST	67	NC	100	AD8
2	TCK	35	D/C	68	AD26	101	AD7
3	TMS	36	ADS	69	AD25	102	AD6
4	HOLD	37	W/R	70	AD24	103	AD5
5	XINT0	38	V <sub>SS</sub> (Core)	71	V <sub>SS</sub> (I/O)	104	AD4
6	XINT1	39	V <sub>CC</sub> (Core)	72	V <sub>CC</sub> (I/O)	105	V <sub>CC</sub> (I/O)
7	XINT2	40	V <sub>SS</sub> (I/O)	73	V <sub>SS</sub> (Core)	106	V <sub>SS</sub> (I/O)
8	XINT3	41	V <sub>CC</sub> (I/O)	74	V <sub>CC</sub> (Core)	107	AD3
9	V <sub>CC</sub> (I/O)	42	DT/R	75	AD23	108	AD2
10	V <sub>SS</sub> (I/O)	43	DEN	76	AD22	109	AD1
11	XINT4	44	HOLDA	77	AD21	110	AD0
12	XINT5	45	ALE	78	AD20	111	V <sub>CC</sub> (I/O)
13	XINT6	46	V <sub>SS</sub> (Core)	79	V <sub>SS</sub> (I/O)	112	V <sub>SS</sub> (I/O)
14	XINT7	47	V <sub>CC</sub> (Core)	80	V <sub>CC</sub> (I/O)	113	V <sub>CC</sub> (Core)
15	NMI	48	V <sub>SS</sub> (I/O)	81	AD19	114	V <sub>SS</sub> (Core)
16	V <sub>CC</sub> (Core)	49	V <sub>CC</sub> (I/O)	82	AD18	115	V <sub>CC</sub> (Core)
17	V <sub>SS</sub> (Core)	50	LOCK/ONCE	83	AD17	116	V <sub>SS</sub> (Core)
18	NC	51	BSTAT	84	AD16	117	CLKIN
19	NC	52	BE0	85	V <sub>SS</sub> (I/O)	118	V <sub>SS</sub> (CLK)
20	NC	53	BE1	86	V <sub>CC</sub> (I/O)	119	$V_{CCPLL}$
21	NC	54	BE2	87	AD15	120	V <sub>CC (CLK)</sub>
22	NC	55	BE3	88	AD14	121	NC
23	FAIL	56	V <sub>SS</sub> (I/O)	89	AD13	122	NC
24	ALE	57	V <sub>CC</sub> (I/O)	90	AD12	123	V <sub>CC</sub> (Core)
25	TDO	58	V <sub>SS</sub> (Core)	91	V <sub>SS</sub> (Core)	124	V <sub>SS</sub> (Core)
26	V <sub>CC</sub> (I/O)	59	V <sub>CC</sub> (Core)	92	V <sub>CC</sub> (Core)	125	RESET
27	V <sub>SS</sub> (I/O)	60	AD31	93	V <sub>SS</sub> (I/O)	126	NC
28	WIDTH/HLTD1	61	AD30	94	V <sub>CC</sub> (I/O)	127	NC
29	V <sub>CC</sub> (Core)	62	AD29	95	AD11	128	STEST
30	V <sub>SS</sub> (Core)	63	AD28	96	AD10	129	V <sub>CC</sub> (I/O)
31	WIDTH/HLTD0	64	V <sub>SS</sub> (I/O)	97	V <sub>SS</sub> (I/O)	130	TDI
32	A2	65	V <sub>CC</sub> (I/O)	98	V <sub>CC</sub> (I/O)	131	V <sub>SS</sub> (I/O)
33	A3	66	AD27	99	AD9	132	RDYRCV
NOTI	E: Do not connect an	y externa	l logic to pins mark	ed NC (n	o connect pins).		



## 3.2 Package Thermal Specifications

The 80960JA/JF is specified for operation when  $T_C$  (case temperature) is within the range of 0°C to 100°C. Case temperature may be measured in any environment to determine whether the 80960JA/JF is within specified operating range. The case temperature should be measured at the center of the top surface, opposite the pins.

 $\theta_{CA}$  is the thermal resistance from case to ambient. Use the following equation to calculate  $T_A$ , the maximum ambient temperature to conform to a particular case temperature:

$$T_A = T_C - P(\theta_{CA})$$

Junction temperature,  $T_J$ , is commonly used in reliability calculations.  $T_J$  can be calculated from  $\theta_{JC}$  (thermal resistance from junction to case) using the following equation:

$$T_J = T_C + P(\theta_{JC})$$

Similarly, if  $T_{A}$  is known, the corresponding case temperature,  $T_{C},$  can be calculated as follows:

$$T_C = T_A + P(\theta_{CA})$$

Compute P by multiplying  $I_{CC}$  (the typical current) from Table 13 and a  $V_{CC}$  of 5 V. Values for  $\theta_{JC}$  and  $\theta_{CA}$  are given in Table 10 for the PGA package and Table 11 for the PQFP package. Note that the processor's  $\theta_{JA}$  for the ceramic PGA package may be significantly reduced by adding a heatsink.

Table 10. 132-Lead PGA Package Thermal Characteristics

Thermal Resis	stance –	- °C/Wat	t					
		Airflow — ft./min (m/sec)						
Parameter		200 (1.01)	400 (2.03)	600 (3.04)	800 (4.06)	1000 (5.08)		
$\theta_{JC}$ (Junction-to-Case)	3	3	3	3	3	3		
$\theta_{CA}$ (Case-to-Ambient) (No Heatsink)	18	15	12	11	11	11		
$\theta_{CA}$ (Case-to-Ambient) (Omnidirectional Heatsink)	15	12	9	8	8	8		
$\theta_{CA}$ (Case-to-Ambient) (Unidirectional Heatsink)	14	11	8	7	7	7		
θ <sub>JA</sub> θ <sub>CA</sub> θ <sub>J-CAP</sub>								


#### NOTES:

- 1. This table applies to a PGA device plugged into a socket or soldered directly into a board.
- 2.  $\theta_{JA} = \theta_{JC} + \theta_{CA}$
- 3.  $\theta_{J-CAP} = 4^{\circ}C/W$  (approx.)
- 4.  $\theta_{J-PIN} = 4^{\circ}C/W$  (inner pins) (approx.)
- 5.  $\theta_{J-PIN} = 8^{\circ}C/W$  (outer pins) (approx.)



Table 11. 132-Lead PQFP Package Thermal Characteristics

Thermal Resistance — °C/Watt								
		Airflow — ft./min (m/sec)						
Parameter	0 (0)	50 (0.25)	100 (0.50)	200 (1.01)	400 (2.03)	600 (3.04)	800 (4.06)	
θ <sub>JC</sub> (Junction-to-Case)	6	7	7	7	7	7	7	
θ <sub>CA</sub> (Case-to-Ambient -No Heatsink)	23	20	18	14	10	9	8	



- 1. This table applies to a PQFP device soldered directly into board.

- 2.  $\theta_{JA} = \theta_{JC} + \theta_{CA}$ 3.  $\theta_{JL} = 18^{\circ}\text{C/W (approx.)}$ 4.  $\theta_{JB} = 18^{\circ}\text{C/W (approx.)}$



#### 4.0 ELECTRICAL SPECIFICATIONS

## 4.1 Absolute Maximum Ratings

Parameter	Maximum Rating
Storage Temperature	65°C to +150°C
Case Temperature Under Bias	65°C to +110°C
Supply Voltage wrt. V <sub>SS</sub>	0.5V to + 6.5V
Voltage on Other Pins wrt. V <sub>SS</sub>	$-0.5$ V to V <sub>CC</sub> + 0.5V

NOTICE: This data sheet contains information on products in the sampling and initial production phases of development. The specifications are subject to change without notice. Contact your local Intel representative before finalizing a design.

WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

## 4.2 Operating Conditions

Table 12. Targeted 80960JA/JF Operating Conditions

Parameter	Min	Max	Units	Notes
Supply Voltage				
80960JA/JF-33 80960JA/JF-25 80960JA/JF-16	4.75 4.75 4.75	5.25 5.25 5.25	V	
Input Clock Frequency				
80960JA/JF-33 80960JA/JF-25 80960JA/JF-16	8 8 8	33.33 25 16.67	MHz	
Operating Case Temperature				
A80960JA/JF-33 (132 PGA) NG80960JA/JF-33 (132 PQFP) A80960JA/JF-25 (132 PGA) NG80960JA/JF-25 (132 PQFP) A80960JA/JF-16 (132 PGA) NG80960JA/JF-16 (132 PQFP)	0 0 0 0 0	100 100 100 100 100 100	°C	
	Supply Voltage  80960JA/JF-33 80960JA/JF-25 80960JA/JF-16  Input Clock Frequency 80960JA/JF-33 80960JA/JF-25 80960JA/JF-16  Operating Case Temperature  A80960JA/JF-33 (132 PGA) NG80960JA/JF-33 (132 PQFP) A80960JA/JF-25 (132 PGA) NG80960JA/JF-25 (132 PQFP) A80960JA/JF-16 (132 PQFP)	Supply Voltage  80960JA/JF-33 80960JA/JF-25 80960JA/JF-16  Input Clock Frequency 80960JA/JF-33 80960JA/JF-33 80960JA/JF-25 80960JA/JF-16  Operating Case Temperature  A80960JA/JF-33 (132 PGA) NG80960JA/JF-33 (132 PGFP) A80960JA/JF-25 (132 PGA) NG80960JA/JF-25 (132 PGA) NG80960JA/JF-25 (132 PGFP) A80960JA/JF-16 (132 PGA) 0	Supply Voltage  80960JA/JF-33 80960JA/JF-25 80960JA/JF-16  Input Clock Frequency 80960JA/JF-33 80960JA/JF-25 80960JA/JF-16  Operating Case Temperature  A80960JA/JF-33 (132 PGA) NG80960JA/JF-33 (132 PGP) A80960JA/JF-25 (132 PGA) NG80960JA/JF-25 (132 PGP) A80960JA/JF-25 (132 PGP) A80960JA/JF-16 (132 PGA) 0 100 0 100 0 100 0 100 0 100 0 100 0 100 0 100 0 100 0 100 0 100 0 100 0 100 0 100 0 100 0 100 0 100 0 100 0 100 0 100 0 100 0 100 0 100 0 100 0 100 0 100 0 100 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Supply Voltage  80960JA/JF-33 80960JA/JF-25 80960JA/JF-16  Input Clock Frequency 80960JA/JF-33 80960JA/JF-25 80960JA/JF-16  Respond to the second term of the second

#### 4.3 Connection Recommendations

For clean on-chip power distribution,  $V_{CC}$  and  $V_{SS}$  pins separately feed the device's functional units. Power and ground connections must be made to all 80960JA/JF power and ground pins. On the circuit board, every  $V_{CC}$  pin should connect to a power plane and every  $V_{SS}$  pin should connect to a ground plane. Place liberal decoupling capacitance near the 80960JA/JF, since the processor can cause transient power surges.

Pay special attention to the Test Reset (TRST) pin. It is necessary to reset the Test Access Port (TAP) controller even if it will not be used. The easiest method is connecting a pulldown resistor beween the TRST pin and ground. If the JTAG Boundary Scan function will not be used (even for board-level testing), it is permissible to connect TRST directly to ground.

Pins identified as NC must not be connected in the system.



## 4.4 DC Specifications

Table 13. Targeted 80960JA/JF DC Characteristics (Sheet 1 of 2)

Symbol	Parameter	Min	Тур	Max	Units	Notes
V <sub>IL</sub>	Input Low Voltage	-0.3		0.8	V	
V <sub>IH</sub>	Input High Voltage	2.0		V <sub>CC</sub> + 0.3	V	
V <sub>OL</sub>	Output Low Voltage			0.45	V	I <sub>OL</sub> = 5 mA
V <sub>OH</sub>	Output High Voltage	2.4			V	I <sub>OH</sub> = -1 mA
		V <sub>CC</sub> - 0.5				I <sub>OH</sub> = -200 μA
I <sub>LI1</sub>	Input Leakage Current for each pin except TCK, TDI, TRST and TMS			± 5	μА	$0 \le V_{IN} \le V_{CC}$
I <sub>LI2</sub>	Input Leakage Current for TCK, TDI, TRST and TMS		-140	-250	μА	V <sub>IN</sub> = 0.45V (1)
I <sub>LO</sub>	Output Leakage Current			± 5	μΑ	$0.4 \le V_{OUT} \le V_{CC}$
I <sub>cc</sub>	Power Supply Current (80960JA/JF-33)					
	I <sub>CC</sub> Operating I <sub>CC</sub> Halt mode I <sub>CC</sub> ONCE mode	325	420 36 19	515 40 30	mA	(2,3,4,5) (4,5) (4,5)
I <sub>CC</sub>	Power Supply Current (80960JA/JF-25)					
	I <sub>CC</sub> Operating I <sub>CC</sub> Halt mode I <sub>CC</sub> ONCE mode	250	325 27 19	390 30 30	mA	(2,3,4,5) (4,5) (4,5)
I <sub>CC</sub>	Power Supply Current (80960JA/JF-16)					
	I <sub>CC</sub> Operating I <sub>CC</sub> Halt Mode I <sub>CC</sub> ONCE Mode	170	205 18 19	245 20 30	mA	(2,3,4,5) (4,5) (4,5)

#### NOTES:

- 1. These pins have internal pullup devices. Typical leakage current is not tested.
- Measured with device operating and outputs loaded to the test condition in Figure 6, AC Test Load (pg. 25).
- 3.  $I_{CC}$  Minimum is measured at minimum  $V_{CC}$  and maximum temperature. This parameter is characterized but not tested.
- 4.  $I_{CC}$  Typical is measured at nominal  $V_{CC}$  and  $T_{C}$  = 25 °C. This parameter is characterized but not tested.
- 5.  $I_{CC}$  Maximum is measured at maximum  $V_{CC}$  and minimum temperature. This parameter is fully tested.
- 6. Not tested.



Table 13. Targeted 80960JA/JF DC Characteristics (Sheet 2 of 2)

Symbol	Parameter	Min	Тур	Max	Units	Notes
C <sub>IN</sub>	Input Capacitance PGA PQFP			12 10	pF	$f_{CLKIN} = f_{MIN}$ (6)
C <sub>OUT</sub>	I/O or Output Capacitance PGA PQFP			12 10	pF	f <sub>CLKIN</sub> = f <sub>MIN</sub> (6)
C <sub>CLK</sub>	CLKIN Capacitance PGA PQFP			12 10	pF	f <sub>CLKIN</sub> = f <sub>MIN</sub> (6)

- 1. These pins have internal pullup devices. Typical leakage current is not tested.
- Measured with device operating and outputs loaded to the test condition in Figure 6, AC Test Load (pg. 25).
- 3.  $I_{CC}$  Minimum is measured at minimum  $V_{CC}$  and maximum temperature. This parameter is characterized but not tested.
- 4.  $I_{CC}$  Typical is measured at nominal  $V_{CC}$  and  $T_{C}$  = 25 °C. This parameter is characterized but not tested.
- 5.  $I_{CC}$  Maximum is measured at maximum  $V_{CC}$  and minimum temperature. This parameter is fully tested.
- 6. Not tested.

## 4.5 AC Specifications

Targeted 80960JA/JF AC timings are based upon design simulation at 33 MHz. Revised information for all frequency grades will be published upon the completion of device characterization. Contact your local Intel representative before finalizing a design.

Table 14. Targeted 80960JA/JF Input Clock Timings

Symbol	Parameter	Min	Max	Units	Notes
T <sub>F</sub>	CLKIN Frequency	8	33.33	MHz	
T <sub>C</sub>	CLKIN Period	30	62.5	ns	
T <sub>CS</sub>	CLKIN Period Stability		±0.1	%∆	Adjacent Clocks (1)
T <sub>CH</sub>	CLKIN High Time	12		ns	Measured at 1.5 V (1)
T <sub>CL</sub>	CLKIN Low Time	12		ns	Measured at 1.5 V (1)
T <sub>CR</sub>	CLKIN Rise Time		4	ns	0.8 V to 2.0 V (1)
T <sub>CF</sub>	CLKIN Fall Time		4	ns	2.0 V to 0.8 V (1)

## NOTES:

1. Not tested.



Table 15. Targeted 80960JA/JF Synchronous Output Timings

Symbol	Parameter	Min	Max	Units	Notes
T <sub>OV1</sub>	Output Valid Delay, Except ALE/ALE Inactive and DT/R	3	15	ns	
T <sub>OV2</sub>	Output Valid Delay, DT/R	0.5 T <sub>C</sub> + 3	0.5 T <sub>C</sub> +15	ns	
T <sub>OF</sub>	Output Float Delay	3	13	ns	(1)

1. A float condition occurs when the output current becomes less than  $I_{LO}$ . Float delay is not tested.

Table 16. Targeted 80960JA/JF Synchronous Input Timings

Symbol	Parameter	Min	Max	Units	Notes
T <sub>IS1</sub>	Input Setup to CLKIN — AD31:0, NMI, XINT7:0	6		ns	(1)
T <sub>IH1</sub>	Input Hold from CLKIN — AD31:0, NMI, XINT7:0	2		ns	(1)
T <sub>IS2</sub>	Input Setup to CLKIN — RDYRCV and HOLD	8		ns	(2)
T <sub>IH2</sub>	Input Hold from CLKIN — RDYRCV and HOLD	1		ns	(2)
T <sub>IS3</sub>	Input Setup to CLKIN — RESET	6		ns	(3)
T <sub>IH3</sub>	Input Hold from CLKIN — RESET	2		ns	(3)
T <sub>IS4</sub>	Input Setup to RESET — ONCE, STEST	6		ns	(4)
T <sub>IH4</sub>	Input Hold from $\overline{\text{RESET}}$ — $\overline{\text{ONCE}}$ , STEST	2		ns	(4)

#### NOTES:

- AD31:0 are synchronous inputs. Setup and hold times must be met for proper processor operation. NMI and XINT7:0 may be synchronous or asynchronous. Meeting setup and hold time guarantees recognition at a particular clock edge. For asynchronous operation, NMI and XINT7:0 must be asserted for a minimum of two CLKIN periods to guarantee recognition.
- 2. RDYRCV and HOLD are synchronous inputs. Setup and hold times must be met for proper processor operation.
- 3. RESET may be synchronous or asynchronous. Meeting setup and hold time guarantees recognition at a particular clock edge.
- 4. ONCE and STEST must be stable at the rising edge of RESET for proper operation.

Table 17. Targeted 80960JA/JF Relative Output Timings

Symbol	Parameter	Min	Max	Units	Notes
T <sub>LXL</sub>	ALE/ALE Width	0.5 T <sub>C</sub> -3		ns	(1)
T <sub>LXA</sub>	Address Hold from ALE/ALE Inactive	0.5 T <sub>C</sub> -3		ns	Equal Loading (1)
T <sub>DXD</sub>	DT/R Valid to DEN Active	0.5 T <sub>C</sub> -3		ns	Equal Loading (1)

#### NOTES:

1. Guaranteed by design. May not be 100% tested.



Table 18. Targeted 80960JA/JF Boundary Scan Test Signal Timings

Symbol	Parameter	Min	Max	Units	Notes
T <sub>BSF</sub>	TCK Frequency		8	MHz	
T <sub>BSC</sub>	TCK Period	125		ns	
T <sub>BSCH</sub>	TCK High Time	40		ns	Measured at 1.5 V (1)
T <sub>BSCL</sub>	TCK Low Time	40		ns	Measured at 1.5 V (1)
T <sub>BSCR</sub>	TCK Rise Time		8	ns	0.8 V to 2.0 V (1)
T <sub>BSCF</sub>	TCK Fall Time		8	ns	2.0 V to 0.8 V (1)
T <sub>BSIS1</sub>	Input Setup to TCK — TDI, TMS	8		ns	
T <sub>BSIH1</sub>	Input Hold from TCK — TDI, TMS	10		ns	
T <sub>BSOV1</sub>	TDO Valid Delay	3	30	ns	Relative to falling edge of TCK
T <sub>BSOF1</sub>	TDO Float Delay	3	36	ns	Relative to falling edge of TCK
T <sub>BSOV2</sub>	All Outputs (Non-Test) Valid Delay	3	30	ns	Relative to falling edge of TCK
T <sub>BSOF2</sub>	All Outputs (Non-Test) Float Delay	3	36	ns	Relative to falling edge of TCK
T <sub>BSIS2</sub>	Input Setup to TCK — All Inputs (Non-Test)	8		ns	
T <sub>BSIH2</sub>	Input Hold from TCK — All Inputs (Non-Test)	10		ns	

1. Not tested.

## 4.5.1 AC Test Conditions and Derating Curves

The AC Specifications in **Section 4.5, AC Specifications** are tested with the 50 pF load indicated in Figure 6. Figure 7 shows how timings vary with load capacitance; Figure 8 shows how output rise and fall times vary with load capacitance.




Figure 6. AC Test Load






Figure 7. Output Delay or Hold vs. Load Capacitance




Figure 8. Rise and Fall Time Derating



## 4.5.2 AC Timing Waveforms




Figure 9. CLKIN Waveform




Figure 10. Output Delay Waveform for  $T_{\rm OV1}$ 






Figure 11. Output Float Waveform for  $T_{\mathrm{OF}}$ 




Figure 12. Input Setup and Hold Waveform for  $\rm T_{IS1}$  and  $\rm T_{IH1}$ 






Figure 13. Input Setup and Hold Waveform for  $\rm T_{IS2}$  and  $\rm T_{IH2}$ 




Figure 14. Input Setup and Hold Waveform for  $\rm T_{IS3}$  and  $\rm T_{IH3}$ 






Figure 15. Input Setup and Hold Waveform for  $T_{\text{IS4}}$  and  $T_{\text{IH4}}$ 




Figure 16. Relative Timings Waveform for  $T_{\mbox{\scriptsize LXL}}$  and  $T_{\mbox{\scriptsize LXA}}$ 






Figure 17. DT/R and DEN Timings Waveform




Figure 18. TCK Waveform






Figure 19. Input Setup and Hold Waveforms for  $\rm T_{BSIS1}$  and  $\rm T_{BSIH1}$ 




Figure 20. Output Delay and Output Float for  $\rm T_{BSOV1}$  AND  $\rm T_{BSOF1}$ 






Figure 21. Output Delay and Output Float Waveform for  $T_{\mbox{\footnotesize{BSOV2}}}$  and  $T_{\mbox{\footnotesize{BSOF2}}}$ 




Figure 22. Input Setup and Hold Waveform for  $\rm T_{BSIS2}$  and  $\rm T_{BSIH2}$ 

# 5.0 BUS FUNCTIONAL WAVEFORMS

Figures 23 through 28 illustrate typical 80960JA/JF bus transactions. Figure 29 depicts the bus arbitration sequence. Tables 19 through 22 summarize all possible combinations of bus

accesses across 8-, 16-, and 32-bit buses according to data alignment. Figures 30 and 31 also show accesses on 32-bit buses. Figure 32 illustrates the processor reset sequence from the time power is applied to the device.






Figure 23. Non-Burst Read and Write Transactions Without Wait States, 32-Bit Bus






Figure 24. Burst Read and Write Transactions Without Wait States, 32-Bit Bus






Figure 25. Burst Write Transactions With 2,1,1,1 Wait States, 32-Bit Bus






Figure 26. Burst Read and Write Transactions Without Wait States, 8-Bit Bus






Figure 27. Burst Read and Write Transactions With 1, 0 Wait States and Extra Tr State on Read, 16-Bit Bus






Figure 28. Bus Transactions Generated by Double Word Read Bus Request, Misaligned One Byte From Quad Word Boundary, 32-Bit Bus, Little Endian






Figure 29. HOLD/HOLDA Waveform For Bus Arbitration

Table 19. Natural Boundaries for Load and Store Accesses

Data Width	Natural Boundary (Bytes)
Byte	1
Short Word	2
Word	4
Double Word	8
Triple Word	16
Quad Word	16



## Table 20. Summary of Byte Load and Store Accesses

Address Offset from Natural Boundary (in Bytes)	Accesses on 8-Bit Bus (WIDTH1:0=00)	Accesses on 16 Bit Bus (WIDTH1:0=01)	Accesses on 32 Bit Bus (WIDTH1:0=10)
+0 (aligned)	<ul> <li>byte access</li> </ul>	<ul> <li>byte access</li> </ul>	<ul> <li>byte access</li> </ul>

## Table 21. Summary of Short Word Load and Store Accesses

Address Offset from Natural Boundary (in Bytes)	Accesses on 8-Bit Bus (WIDTH1:0=00)	Accesses on 16 Bit Bus (WIDTH1:0=01)	Accesses on 32 Bit Bus (WIDTH1:0=10)
+0 (aligned)	burst of 2 bytes	short-word access	short-word access
+1	2 byte accesses	2 byte accesses	2 byte accesses

Table 22. Summary of n-Word Load and Store Accesses (n = 1, 2, 3, 4)

Address Offset from Natural Boundary in Bytes	Accesses on 8-Bit Bus (WIDTH1:0=00)	Accesses on 16 Bit Bus (WIDTH1:0=01)	Accesses on 32 Bit Bus (WIDTH1:0=10)
+0 (aligned) (n =1, 2, 3, 4)	n burst(s) of 4 bytes	<ul> <li>case n=1: burst of 2 short words</li> <li>case n=2: burst of 4 short words</li> <li>case n=3: burst of 4 short words burst of 2 short words</li> <li>case n=4: 2 bursts of 4 short words</li> </ul>	• burst of <i>n</i> word(s)
+1 (n=1, 2, 3, 4) +5 (n=2, 3, 4) +9 (n=3, 4) +13 (n=3, 4)	<ul> <li>byte access</li> <li>burst of 2 bytes</li> <li>n-1 burst(s) of 4 bytes</li> <li>byte access</li> </ul>	<ul> <li>byte access</li> <li>short-word access</li> <li>n-1 burst(s) of 2 short words</li> <li>byte access</li> </ul>	byte access     short-word access     n-1 word     access(es)     byte access
+2 (n = 1, 2, 3, 4) +6 (n = 2, 3, 4) +10 (n = 3, 4) +14 (n = 3, 4)	<ul> <li>burst of 2 bytes</li> <li>n-1 burst(s) of 4 bytes</li> <li>burst of 2 bytes</li> </ul>	<ul> <li>short-word access</li> <li>n-1 burst(s) of 2 short words</li> <li>short-word access</li> </ul>	short-word access     n-1 word     access(es)     short-word access
+3 (n = 1, 2, 3, 4) +7 (n = 2, 3, 4) +11 (n = 3, 4) +15 (n = 3, 4)	<ul> <li>byte access</li> <li>n-1 burst(s) of 4 bytes</li> <li>burst of 2 bytes</li> <li>byte access</li> </ul>	<ul> <li>byte access</li> <li>n-1 burst(s) of 2 short words</li> <li>short-word access</li> <li>byte access</li> </ul>	access(es) • short-word access • byte access
+4 (n = 2, 3, 4) +8 (n = 3, 4) +12 (n = 3, 4)	n burst(s) of 4 bytes	n burst(s) of 2 short words	n word access(es)






Figure 30. Summary of Aligned and Unaligned Accesses (32-Bit Bus)







Figure 31. Summary of Aligned and Unaligned Accesses (32-Bit Bus) (Continued)

Figure 32.

Cold Reset Waveform





- The processor asserts FAIL during built-in self-test. If self- test passes, the FAIL pin is deasserted. The processor also asserts FAIL during the bus confidence test. If the bus confidence test passes, FAIL is deasserted and the processor begins user program execution.
- 2. If the processor fails built-in self-test, it will initiate one dummy load bus access. The load address will indicate the point of self-test failure.
- 3. Since the bus is idle, hold requests will be honored during reset and built-in self-test.



### 6.0 DEVICE IDENTIFICATION

80960JA/JF processors may be identified electrically according to device type and stepping (see Table 23). The 32-bit identifier is accessible in three ways:

- Upon reset, the identifier is placed into the g0 register.
- The identifier may be accessed from supervisor mode at any time by reading the DEVICEID register at address FF008710H.
- The IEEE Standard 1149.1 Test Access Port may select the DEVICE ID register through the IDCODE instruction.

The stepping number is also printed on the top side of the product package.

Table 23. 80960JA/JF Die and Stepping Reference

Device and Stepping	Version Number	Part Number	Manufacturer	Х	Complete ID (Hex)
80960JA A0	0000	1000 1000 0010 0001	0000 0001 001	1	08821013
80960JF A0	0000	1000 1000 0010 0000	0000 0001 001	1	08820013

## 7.0 REVISION HISTORY

This data sheet supersedes revision 272504-002. Table 24 indicates significant changes since the previous revision.

Table 24. Data Sheet Version -002 to -003 Revision History (Sheet 1 of 2)

Section	Last Rev.	Description
Section 4.3, Connection Recommendations (pg. 21)	-002	Added precaution to drive $\overline{\text{TRST}}$ pin low to reset the TAP controller, even if the JTAG Boundary Scan function will not be used.
Table 13, Targeted 80960JA/JF DC Characteristics (pg. 22)	-002	Changed I $_{\rm LI}$ specification to I $_{\rm LI1}$ and added new specification I $_{\rm LI2}$ to denote leakage for TAP controller pins. I $_{\rm CC}$ ONCE mode now indicated as 19mA (typ.) and 30 mA (max.).
Table 14, Targeted 80960JA/JF Input Clock Timings (pg. 23)	-002	Minimum CLKIN frequency now specified as 8 MHz.
Table 15, Targeted 80960JA/JF Synchronous Output Timings (pg. 24)	-002	$\rm T_{OV1}$ (min.) improved from 2.5 ns to 3 ns. $\rm T_{OV2}$ (min.) improved from 0.5 T $_C$ + 2.5 ns to 0.5 T $_C$ + 3 ns.
Table 16, Targeted 80960JA/JF Synchronous Input Timings (pg. 24)	-002	$T_{IS1}$ and $T_{IH1}$ now applicable to $\overline{NMI}$ and $\overline{XINT7:0}$ signals with setup time (min.) improved from 7 to 6 ns and hold time (min.) improved from 3 to 2 ns. $T_{IS4}$ (min.) improved from 2 to 1 ns. $T_{IS4}$ (min.) improved from 7 to 6 ns and $T_{IH4}$ (min.) improved from 3 to 2 ns, with $T_{IS4}$ and $T_{IH4}$ now measured from the inactive edge of RESET.
Figure 7, Output Delay or Hold vs. Load Capacitance (pg. 26)	-002	Inserted data.
Figure 8, Rise and Fall Time Derating (pg. 26)		



Table 24. Data Sheet Version -002 to -003 Revision History (Sheet 2 of 2)

Section	Last Rev.	Description
Figure 12, Input Setup and Hold Waveform for TIS1 and TIH1 (pg. 28)	-002	Figures redrawn to correspond to changes in setup and hold specifications for NMI, XINT7:0, ONCE and STEST.
Figure 15, Input Setup and Hold Waveform for TIS4 and TIH4 (pg. 30)		

Table 24 indicates significant changes between revisions -001 and -002.

Table 25. Data Sheet Version -001 to -002 Revision History (Sheet 1 of 2)

Section	Last Rev.	Description
Figure 2, 80960JA/JF Block Diagram (pg. 2)	-001	Added 80960JA product version, which includes 2 Kbyte instruction cache and 1 Kbyte data cache.
Table 1, 80960JA/JF Instruction Set (pg. 5)	-001	Renamed Conditional Move instruction to Conditional Select instruction.
Table 3, Pin Description — External Bus Signals (pg. 7)	-001	Clarified description of unused AD31:0 pins during write operations. Corrected description of AD31:0 pins during HALT mode. Renamed ADS pin from Address/Data Status to Address Strobe (pin function unchanged). Corrected description of BE3:2 pins to indicate high state when pin(s) unused.
Table 4, Pin Description — Processor Control Signals, Test Signals and Power (pg. 10)	-001	Added note that TDO does not float during ONCE Mode. Added note to ground TRST if TAP unused.
Figure 3, 132-Lead Pin Grid Array Bottom View - Pins Facing Up (pg. 12) Figure 4, 132-Lead Pin Grid Array Top View - Pins Facing Down (pg. 13) Table 6, 132-Lead PGA Pinout — In Signal Order (pg. 14) Table 7, 132-Lead PGA Pinout — In Pin Order (pg. 15)	-001	New figures and tables. Pin C8 changed from $V_{CC}$ (previously published elsewhere) to NC. Processor operates correctly in a system with either connection.
Figure 5, 132-Lead PQFP - Top View (pg. 16) Table 8, 132-Lead PQFP Pinout — In Signal Order (pg. 17) Table 9, 132-Lead PQFP Pinout — In Pin Order (pg. 18)	-001	New figure and tables. Lead 19 changed from $V_{CC(VO)}$ (previously published elsewhere) to NC. Processor operates correctly in a system with either connection.
Section 3.2, Package Thermal Specifications (pg. 19)	-001	New section with tables of thermal characteristics.
Section 4.0, ELECTRICAL SPECIFICATIONS (pg. 21)	-001	New section with targeted operating conditions, targeted DC characteristics, targeted AC specifications and AC timing waveforms.
Figure 29, HOLD/HOLDA Waveform For Bus Arbitration (pg. 40)	-001	Improved figure.



Table 25. Data Sheet Version -001 to -002 Revision History (Sheet 2 of 2)

Section	Last Rev.	Description
Table 19, Natural Boundaries for Load and Store Accesses (pg. 40)	-001	New tables and figures to explain bus access alignment.
Table 20, Summary of Byte Load and Store Accesses (pg. 41)		
Table 21, Summary of Short Word Load and Store Accesses (pg. 41)		
Table 22, Summary of n-Word Load and Store Accesses (n = 1, 2, 3, 4) (pg. 41)		
Figure 30, Summary of Aligned and Unaligned Accesses (32-Bit Bus) (pg. 42)		
Figure 32, Cold Reset Waveform (pg. 44)	-001	New figure.
Section 6.0, DEVICE IDENTIFICATION (pg. 45)	-001	New section.